TEKNIK ELEKTRONIKA

A Japanese team says it has extended a high-performance perpendicular tunnel magnetoresistance (TMR) process to nonvolatile logic devices with 40-nanometre dimensions. According to Professor Hideo Ohno of Tohoku University this would allow the fabrication of an 8-Gbit chip with vertical transistors:

View the Original article