TEKNIK ELEKTRONIKA

Silicon Laboratories Inc. has launched a family of versatile in-circuit programmable CMOS clock generators. The new Si5350 and Si5351 octal clock generators with on-chip voltage-controlled crystal oscillators (VCXOs) can replace traditional multi-component phase lock loop (PLL) solutions with a single clock IC.

 

The Si5350 and Si5351 clock generators utilise Silicon Labs’ patented MultiSynth technology to provide superior frequency flexibility, lower jitter, lower power and a smaller footprint than comparable clock generator designs using three of four PLLs. Unlike traditional clock generators that require a separate PLL for each arbitrary output frequency, the Si5350 and Si5351 devices synthesise a unique frequency on each of their eight outputs. By integrating clock synthesis in the output divider stage instead of the PLL, the Si5350 and Si5351 provide the same clock synthesis capability as eight PLLs while occupying much less board space and consuming less power.

 

The Si5350 and Si5351 are able to generate a full set of system clocks (audio, video, interface and SoC) and can synthesise any combination of eight unique, non-integer-related frequencies up to 133 MHz with zero frequency error. They can also simultaneously generate free-running clocks from a crystal input as well as clocks synchronised to a reference clock or an analogue control voltage, allowing multiple board-level timing domains to be clocked from a single source.

 

The Si5350 and Si5351 simplify system-level design by providing glitchless frequency shifting between two clock rates on up to six of the device outputs. This simplifies clock synthesis in audio and video applications, which often require a combination of frequencies to support multiple formats and display standards. It also facilitates processor overclocking to improve CPU performance in embedded applications and enables board-level power savings by reducing the output clock frequency.

 

Image: Silicon Laboratories

More info

Silicon Laboratories news release



View the Original article